The test results showed that the efficiency was improved from 95 percentto97percent with the proposed circuitry, while the power factor was constant.
blTRODVCTION
N recent years, the number of rectifiers connected to I utilities has increased rapidly, mainly due to the growing use of computers. Therefore, the problems caused by the harmonic currents become more important. International regulations goveming the amount of harmonic currents (e.g. EC1000-3-2) became mandatory and active power factor correction (F'FC) circuit became inevitabIe for the acdc converters.
Generally, the solution for harmonic reduction and PFC are classified into passive approach and active approach. The passive approach offers the advantages of high reliability, high power handling capability and easy to design and maintain. However, the operation of passive compensation system is strongly dependent on the power system and does not achieve high power factor. While the passive approach remains the best choice in many high power applications, the active approach dominates the low to medium power applications due to their extraordinary performance (unity power factor and efficiency approach to loo%)>, regulation capabilities and high power density. With the power handling capability of power semiconductor devices being extended to megawatts, the active power electronic systems tend to replace most of the passive power processing devices [ 
n. CIRCUIT DESCRIPnON AND OPERATION
The power stage of the proposed converter is shown in Fig. 2 The proposed converter has eight operating modes. The ideal waveform and equivalent circuit of each mode are shown in fig. 3 and fig. 4 , respectively. To analyze the steady state operation, all components and devices are assumed to be ideal and the boost inductor ( L ) and output capacitor ( CO ) are assumed to be large enough to treat as a current source and a voltage source, respectively. 
A. Mode of Operafion
The operations of each mode are explained as follows :
Prior to t = r o , the main switch sJ and the auxiliary switch s, are turned-off, and main diode D is conducting. At r = t o , S, is turned-on, the resonant inductor current iLr linearly ramp up until it reaches iin at t l , where main diode D is turned-off with soft-switching. The voltage and current expressions which govem this circuit mode are given by : 
I m e r e z, =E w, =- the maximum and this is equal to :
The m i n i " duty ratio occurs when the input voltage gets
D. Primaty Input Inductor (L)
The primary input inductor must satisfy a constraint governing to meet the requirement on maxi" allowable ripple current. 
F. Delay Time (T,)
one tenth of the switching period.
The on-time of auxiliary switch (3,) must be shorter than
G. Current Stress Factor ( a )
The current stress factor of the auxiliary switch i s defined as I .
i n f m )
It is greater than one ( I I U 5 1 . 5 ) and is desired to be as small as possible. This factor can be used for the selection of the auxiliary switch.
H. Resonant Capacitor (c,)
The resonant capacitor (c, ) can be expressed as
I. Resonant Inductor ( L~)
The resonant inductor is given by
J. Additional Capacitor (c, ,c2)
To guarantee a soft-switching of the auxiliary switch, the required capacitance C, should be seIected according to the expression : where c2 <c, .
given in Table I .
The specifications of the prototype boost PFC converter are 
Output capacitor ( c, )
Capacitor c, Fig. 9 and Fig. 10 show the waveforms of the main switch s, for the conventional converter and the proposed converter. As can be seen in Fig. 9 and Fig. 10 
V. CONCLUSION
In this paper, an improved ZVT PWM boost PFC converter was proposed. The switching loss of the auxiliary switch are minimized by using an additional circuit applied to the auxiliary switch. Besides the main switch ZVS turned-on and turned-of'f, and the auxiliary switch ZCS turned-on and turned-off near Z V S . Since the active switch is turned-on and turned-off softly, the switching losses are reduced and the higher efficiency of the system is achieved. 
